mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 18:31:03 +00:00
101 lines
2.4 KiB
YAML
101 lines
2.4 KiB
YAML
|
test_cases:
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x00, 0x20, 0x00, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z0.b }, p0/z, [x0]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x00, 0x00, 0x00, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z0.b }, p0/z, [x0, x0]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0xff, 0x3f, 0x0f, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z31.b }, p7/z, [sp, #-16]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0xb7, 0x2d, 0x08, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z23.b }, p3/z, [x13, #-128]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x55, 0x35, 0x07, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z21.b }, p5/z, [x10, #112]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x00, 0x20, 0x00, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z0.b }, p0/z, [x0]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x00, 0x00, 0x00, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z0.b }, p0/z, [x0, x0]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0xff, 0x3f, 0x0f, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z31.b }, p7/z, [sp, #-16]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0xb7, 0x2d, 0x08, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z23.b }, p3/z, [x13, #-128]"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x55, 0x35, 0x07, 0xa4 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "ld1rqb { z21.b }, p5/z, [x10, #112]"
|