mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 18:31:03 +00:00
121 lines
2.7 KiB
YAML
121 lines
2.7 KiB
YAML
|
test_cases:
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0x1f, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.b, z1.b, z31.b"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0x5f, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.h, z1.h, z31.h"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0x9f, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.s, z1.s, z31.s"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0xdf, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.d, z1.d, z31.d"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "movprfx z0, z7"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0xdf, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.d, z1.d, z31.d"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0x1f, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.b, z1.b, z31.b"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0x5f, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.h, z1.h, z31.h"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0x9f, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.s, z1.s, z31.s"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0xdf, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.d, z1.d, z31.d"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0xe0, 0xbc, 0x20, 0x04 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "movprfx z0, z7"
|
||
|
|
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x20, 0xfc, 0xdf, 0x45 ]
|
||
|
|
arch: "CS_ARCH_AARCH64"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "uaba z0.d, z1.d, z31.d"
|