mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
830 lines
18 KiB
YAML
830 lines
18 KiB
YAML
![]() |
test_cases:
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x05, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "abs.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x85, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "abs.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x62, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "add.d $f8, $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x40, 0x32, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "add.s $f9, $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x0f, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "floor.w.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x8f, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "floor.w.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x0e, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "ceil.w.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x8e, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "ceil.w.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x02, 0x62, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mul.d $f8, $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x42, 0x32, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mul.s $f9, $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x07, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "neg.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x87, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "neg.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x0c, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "round.w.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x8c, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "round.w.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x04, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sqrt.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x84, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sqrt.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x01, 0x62, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sub.d $f8, $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x41, 0x32, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sub.s $f9, $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x0d, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "trunc.w.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x8d, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "trunc.w.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x32, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.eq.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x32, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.eq.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x30, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.f.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x30, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.f.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3e, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.le.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3e, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.le.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3c, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.lt.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3c, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.lt.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3d, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.nge.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3d, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.nge.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3b, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ngl.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3b, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ngl.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x39, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ngle.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x39, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ngle.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3f, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ngt.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3f, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ngt.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x36, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ole.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x36, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ole.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x34, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.olt.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x34, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.olt.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3a, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.seq.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x3a, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.seq.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x38, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.sf.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x38, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.sf.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x33, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ueq.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x33, 0xe0, 0x12, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ueq.s $f28, $f18"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x37, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ule.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x37, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ule.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x35, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ult.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x35, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.ult.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x31, 0x60, 0x2e, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.un.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x31, 0x30, 0x07, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "c.un.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xa1, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "cvt.d.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x21, 0x73, 0x80, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "cvt.d.w $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x20, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "cvt.s.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xa0, 0x39, 0x80, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "cvt.s.w $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x24, 0x73, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "cvt.w.d $f12, $f14"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xa4, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "cvt.w.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x00, 0x46, 0x44 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "cfc1 $a2, $0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0xf8, 0xca, 0x44 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "ctc1 $t2, $31"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x38, 0x06, 0x44 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mfc1 $a2, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x10, 0x28, 0x00, 0x00 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mfhi $a1"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x12, 0x28, 0x00, 0x00 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mflo $a1"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x86, 0x41, 0x20, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mov.d $f6, $f8"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x86, 0x39, 0x00, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mov.s $f6, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x38, 0x86, 0x44 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mtc1 $a2, $f7"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x11, 0x00, 0xe0, 0x00 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mthi $a3"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x13, 0x00, 0xe0, 0x00 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mtlo $a3"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xc6, 0x23, 0xe9, 0xe4 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "swc1 $f9, 9158($a3)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x38, 0x06, 0x40 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mfc0 $a2, $a3, 0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x40, 0x89, 0x40 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mtc0 $t1, $t0, 0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x38, 0x05, 0x48 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mfc2 $a1, $a3, 0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x20, 0x89, 0x48 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mtc2 $t1, $a0, 0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x02, 0x38, 0x06, 0x40 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mfc0 $a2, $a3, 2"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x03, 0x40, 0x89, 0x40 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mtc0 $t1, $t0, 3"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x04, 0x38, 0x05, 0x48 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mfc2 $a1, $a3, 4"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x05, 0x20, 0x89, 0x48 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mtc2 $t1, $a0, 5"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x01, 0x10, 0x20, 0x00 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "movf $v0, $at, $fcc0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x01, 0x10, 0x21, 0x00 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "movt $v0, $at, $fcc0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x01, 0x20, 0xb1, 0x00 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "movt $a0, $a1, $fcc4"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x11, 0x31, 0x28, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "movf.d $f4, $f6, $fcc2"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x11, 0x31, 0x14, 0x46 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "movf.s $f4, $f6, $fcc5"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x05, 0x00, 0xa6, 0x4c ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "luxc1 $f0, $a2($a1)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x0d, 0x20, 0xb8, 0x4c ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "suxc1 $f4, $t8($a1)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x05, 0xcc, 0x4d ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "lwxc1 $f20, $t4($t6)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x08, 0xd0, 0xd2, 0x4e ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "swxc1 $f26, $s2($s6)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x20, 0x71, 0x44 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mfhc1 $s1, $f4"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x00, 0x30, 0xf1, 0x44 ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mthc1 $s1, $f6"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x10, 0x00, 0xa4, 0xeb ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "swc2 $4, 16($sp)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x10, 0x00, 0xa4, 0xfb ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sdc2 $4, 16($sp)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x0c, 0x00, 0xeb, 0xcb ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "lwc2 $11, 12($ra)"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0x0c, 0x00, 0xeb, 0xdb ]
|
||
|
arch: "CS_ARCH_MIPS"
|
||
|
options: [ "CS_MODE_MIPS32" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "ldc2 $11, 12($ra)"
|