mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
110 lines
2.4 KiB
YAML
110 lines
2.4 KiB
YAML
![]() |
test_cases:
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x28, 0x50, 0x1a ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sllx %g1, %i2, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x28, 0x70, 0x3f ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sllx %g1, 63, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x30, 0x50, 0x1a ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "srlx %g1, %i2, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x30, 0x70, 0x3f ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "srlx %g1, 63, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x38, 0x50, 0x1a ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "srax %g1, %i2, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x38, 0x70, 0x3f ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "srax %g1, 63, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb0, 0x48, 0x40, 0x1a ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mulx %g1, %i2, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb0, 0x48, 0x60, 0x3f ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "mulx %g1, 63, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x68, 0x40, 0x1a ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sdivx %g1, %i2, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb1, 0x68, 0x60, 0x3f ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "sdivx %g1, 63, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb0, 0x68, 0x40, 0x1a ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "udivx %g1, %i2, %i0"
|
||
|
-
|
||
|
input:
|
||
|
bytes: [ 0xb0, 0x68, 0x60, 0x3f ]
|
||
|
arch: "CS_ARCH_SPARC"
|
||
|
options: [ "CS_MODE_BIG_ENDIAN" ]
|
||
|
expected:
|
||
|
insns:
|
||
|
-
|
||
|
asm_text: "udivx %g1, 63, %i0"
|