mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 18:31:03 +00:00
31 lines
1.1 KiB
TableGen
31 lines
1.1 KiB
TableGen
|
//===-- X86InstrSGX.td - SGX Instruction Set Extension -----*- tablegen -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// This file describes the instructions that make up the Intel SGX instruction
|
||
|
|
// set.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
// SGX instructions
|
||
|
|
|
||
|
|
let SchedRW = [WriteSystem], Predicates = [HasSGX] in {
|
||
|
|
// ENCLS - Execute an Enclave System Function of Specified Leaf Number
|
||
|
|
def ENCLS : I<0x01, MRM_CF, (outs), (ins),
|
||
|
|
"encls", []>, TB;
|
||
|
|
|
||
|
|
// ENCLU - Execute an Enclave User Function of Specified Leaf Number
|
||
|
|
def ENCLU : I<0x01, MRM_D7, (outs), (ins),
|
||
|
|
"enclu", []>, TB;
|
||
|
|
|
||
|
|
// ENCLV - Execute an Enclave VMM Function of Specified Leaf Number
|
||
|
|
def ENCLV : I<0x01, MRM_C0, (outs), (ins),
|
||
|
|
"enclv", []>, TB;
|
||
|
|
} // SchedRW
|