mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 18:31:03 +00:00
90 lines
2.0 KiB
C
90 lines
2.0 KiB
C
|
/* Capstone Disassembly Engine */
|
||
|
|
/* By Dmitry Sibirtsev <sibirtsevdl@gmail.com>, 2023 */
|
||
|
|
|
||
|
|
#ifdef CAPSTONE_HAS_ALPHA
|
||
|
|
|
||
|
|
#include <platform.h>
|
||
|
|
#include <stdio.h>
|
||
|
|
#include <stdlib.h>
|
||
|
|
#include <string.h>
|
||
|
|
|
||
|
|
#include "../../utils.h"
|
||
|
|
#include "../../Mapping.h"
|
||
|
|
#include "../../MCInstPrinter.h"
|
||
|
|
|
||
|
|
#include "AlphaLinkage.h"
|
||
|
|
#include "AlphaMapping.h"
|
||
|
|
|
||
|
|
static const char *getRegisterName(unsigned RegNo);
|
||
|
|
|
||
|
|
static void printInstruction(MCInst *, uint64_t, SStream *);
|
||
|
|
static void printOperand(MCInst *MI, int OpNum, SStream *O);
|
||
|
|
static void printOperandAddr(MCInst *MI, uint64_t Address, unsigned OpNum, SStream *O);
|
||
|
|
|
||
|
|
#define GET_INSTRINFO_ENUM
|
||
|
|
|
||
|
|
#include "AlphaGenInstrInfo.inc"
|
||
|
|
|
||
|
|
#define GET_REGINFO_ENUM
|
||
|
|
|
||
|
|
#include "AlphaGenRegisterInfo.inc"
|
||
|
|
|
||
|
|
static void printOperand(MCInst *MI, int OpNum, SStream *O)
|
||
|
|
{
|
||
|
|
if (OpNum >= MI->size)
|
||
|
|
return;
|
||
|
|
|
||
|
|
Alpha_add_cs_detail(MI, OpNum);
|
||
|
|
|
||
|
|
MCOperand *Op;
|
||
|
|
Op = MCInst_getOperand(MI, OpNum);
|
||
|
|
if (MCOperand_isReg(Op)) {
|
||
|
|
unsigned reg = MCOperand_getReg(Op);
|
||
|
|
SStream_concat(O, "%s", getRegisterName(reg));
|
||
|
|
} else if (MCOperand_isImm(Op)) {
|
||
|
|
int64_t Imm = MCOperand_getImm(Op);
|
||
|
|
if (Imm >= 0) {
|
||
|
|
if (Imm > HEX_THRESHOLD)
|
||
|
|
SStream_concat(O, "0x%" PRIx64, Imm);
|
||
|
|
else
|
||
|
|
SStream_concat(O, "%" PRIu64, Imm);
|
||
|
|
} else {
|
||
|
|
if (Imm < -HEX_THRESHOLD)
|
||
|
|
SStream_concat(O, "-0x%" PRIx64, -Imm);
|
||
|
|
else
|
||
|
|
SStream_concat(O, "-%" PRIu64, -Imm);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static void printOperandAddr(MCInst *MI, uint64_t Address, unsigned OpNum, SStream *O)
|
||
|
|
{
|
||
|
|
MCOperand *Op = MCInst_getOperand(MI, (OpNum));
|
||
|
|
|
||
|
|
uint64_t Imm = MCOperand_getImm(Op);
|
||
|
|
uint64_t Target = Address + 4 + (int16_t) (Imm << 2);
|
||
|
|
|
||
|
|
Alpha_set_detail_op_imm(MI, OpNum, ALPHA_OP_IMM, Target);
|
||
|
|
printUInt64(O, Target);
|
||
|
|
}
|
||
|
|
|
||
|
|
#define PRINT_ALIAS_INSTR
|
||
|
|
|
||
|
|
#include "AlphaGenAsmWriter.inc"
|
||
|
|
|
||
|
|
const char *Alpha_LLVM_getRegisterName(csh handle, unsigned int id)
|
||
|
|
{
|
||
|
|
#ifndef CAPSTONE_DIET
|
||
|
|
return getRegisterName(id);
|
||
|
|
#else
|
||
|
|
return NULL;
|
||
|
|
#endif
|
||
|
|
}
|
||
|
|
|
||
|
|
void Alpha_LLVM_printInstruction(MCInst *MI, SStream *O, void *Info)
|
||
|
|
{
|
||
|
|
printAliasInstr(MI, MI->address, O);
|
||
|
|
printInstruction(MI, MI->address, O);
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif
|