mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 18:31:03 +00:00
207 lines
7.4 KiB
YAML
207 lines
7.4 KiB
YAML
|
test_cases:
|
||
|
|
-
|
||
|
|
input:
|
||
|
|
bytes: [ 0x81, 0xef, 0x5b, 0x0c, 0x85, 0xef, 0x5c, 0x08, 0x84, 0xef, 0x5c, 0x0e, 0x80, 0xff, 0x5d, 0x0f, 0x84, 0xef, 0x50, 0x0f, 0x84, 0xef, 0x51, 0x0f, 0x83, 0xef, 0x5f, 0x0f, 0xb0, 0xee, 0x60, 0x8a, 0xb0, 0xee, 0x41, 0x0b, 0x81, 0xff, 0x7f, 0x0e, 0x00, 0xef, 0x56, 0x09, 0x10, 0xef, 0x56, 0xc9, 0x26, 0xef, 0x5c, 0xe9, 0x0a, 0xff, 0x4a, 0x0b, 0x18, 0xff, 0x44, 0x2b, 0x2a, 0xff, 0x40, 0x0b, 0x08, 0xef, 0x4a, 0x0b, 0x18, 0xef, 0x40, 0xcb, 0x20, 0xef, 0x4c, 0xab, 0x04, 0xff, 0x4a, 0x68, 0x16, 0xff, 0x4c, 0x08, 0x20, 0xff, 0x4c, 0x08, 0x04, 0xef, 0x44, 0x08, 0x14, 0xef, 0x42, 0x48, 0x20, 0xef, 0x4c, 0x08, 0x0c, 0xef, 0x50, 0x22, 0x1c, 0xef, 0x52, 0x02, 0x20, 0xef, 0x5a, 0x02, 0x04, 0xff, 0x5c, 0x02, 0x1e, 0xff, 0x52, 0x02, 0x28, 0xff, 0x5e, 0x22, 0x02, 0xef, 0x54, 0x00, 0x08, 0xef, 0x5c, 0x00, 0x1a, 0xef, 0x5a, 0x00, 0x20, 0xef, 0x58, 0x00, 0x08, 0xff, 0x54, 0x00, 0x1c, 0xff, 0x5c, 0x80, 0x22, 0xff, 0x54, 0x00, 0x00, 0xef, 0x44, 0x07, 0x1a, 0xef, 0x48, 0x27, 0x26, 0xef, 0x44, 0x47, 0x0c, 0xff, 0x48, 0x27, 0x1c, 0xff, 0x44, 0x07, 0x2e, 0xff, 0x48, 0x07, 0x02, 0xef, 0x42, 0x01, 0x12, 0xef, 0x40, 0x01, 0x28, 0xef, 0x42, 0x01, 0x00, 0xff, 0x4c, 0x21, 0x14, 0xff, 0x4a, 0x41, 0x26, 0xff, 0x40, 0x41, 0x00, 0xef, 0x44, 0x02, 0x16, 0xef, 0x42, 0x22, 0x24, 0xef, 0x4a, 0x02, 0x08, 0xff, 0x44, 0x02, 0x1e, 0xff, 0x4a, 0x02, 0x2c, 0xff, 0x48, 0x42, 0x0e, 0xef, 0x40, 0x00, 0x10, 0xef, 0x44, 0x80, 0x26, 0xef, 0x42, 0x00, 0x00, 0xff, 0x46, 0x60, 0x12, 0xff, 0x46, 0x00, 0x22, 0xff, 0x46, 0x00, 0xec, 0xee, 0x10, 0x8b, 0xae, 0xee, 0x30, 0xeb, 0xa2, 0xee, 0x10, 0x9b, 0xa0, 0xee, 0x30, 0x1b, 0xa0, 0xee, 0x30, 0x1b, 0xb0, 0xff, 0x42, 0x44, 0xb4, 0xff, 0x48, 0x04, 0xb8, 0xff, 0x40, 0x04, 0xb0, 0xff, 0xce, 0x04, 0xb4, 0xff, 0xce, 0x84, 0xb8, 0xff, 0xca, 0xe4, 0xb1, 0xff, 0xc0, 0x23, 0xb5, 0xff, 0xc2, 0x03, 0xb9, 0xff, 0xc4, 0xe3, 0xb1, 0xff, 0x42, 0x23, 0xb5, 0xff, 0x44, 0x03, 0xb9, 0xff, 0x4e, 0x03, 0xb0, 0xff, 0xc0, 0x07, 0xb4, 0xff, 0xc4, 0xc7, 0xb8, 0xff, 0xc4, 0xe7, 0xb0, 0xff, 0x48, 0x47, 0xb4, 0xff, 0x44, 0x07, 0xb8, 0xff, 0x4a, 0x07, 0x71, 0xfe, 0x4d, 0x8f, 0xb1, 0xff, 0xc2, 0x03, 0xb1, 0xff, 0xc2, 0x03, 0x71, 0xfe, 0x4d, 0x0f, 0x12, 0xef, 0x54, 0x00, 0x71, 0xfe, 0x4d, 0x8f, 0xb0, 0xff, 0xc2, 0x07, 0xb4, 0xff, 0xc2, 0x07, 0x33, 0xee, 0x8f, 0x3e, 0x37, 0xee, 0x89, 0x3e, 0x3b, 0xee, 0x8f, 0x1e, 0x33, 0xee, 0x8f, 0x0e, 0x37, 0xee, 0x81, 0x2e, 0x3b, 0xee, 0x81, 0x2e ]
|
||
|
|
arch: "CS_ARCH_ARM"
|
||
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "CS_MODE_MCLASS", "CS_MODE_V8", "CS_MODE_THUMB" ]
|
||
|
|
expected:
|
||
|
|
insns:
|
||
|
|
-
|
||
|
|
asm_text: "vmov.i32 q0, #0x1bff"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.i16 q0, #0x5c"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.i8 q0, #0x4c"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.f32 q0, #-3.625000e+00"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.f32 q0, #1.250000e-01"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.f32 q0, #1.328125e-01"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.f32 q0, #3.100000e+01"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.f32 s16, s1"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.f64 d0, d1"
|
||
|
|
-
|
||
|
|
asm_text: "vmov.i64 q0, #0xff0000ffffffffff"
|
||
|
|
-
|
||
|
|
asm_text: "vmul.i8 q0, q0, q3"
|
||
|
|
-
|
||
|
|
asm_text: "vmul.i16 q6, q0, q3"
|
||
|
|
-
|
||
|
|
asm_text: "vmul.i32 q7, q3, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vqrdmulh.s8 q0, q5, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vqrdmulh.s16 q1, q4, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vqrdmulh.s32 q0, q5, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vqdmulh.s8 q0, q4, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vqdmulh.s16 q6, q4, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vqdmulh.s32 q5, q0, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vsub.i8 q3, q2, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vsub.i16 q0, q3, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vsub.i32 q0, q0, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vadd.i8 q0, q2, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vadd.i16 q2, q2, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vadd.i32 q0, q0, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vqsub.s8 q1, q6, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vqsub.s16 q0, q6, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vqsub.s32 q0, q0, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vqsub.u8 q0, q2, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vqsub.u16 q0, q7, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vqsub.u32 q1, q4, q7"
|
||
|
|
-
|
||
|
|
asm_text: "vqadd.s8 q0, q1, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vqadd.s8 q0, q4, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vqadd.s16 q0, q5, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vqadd.s32 q0, q0, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vqadd.u8 q0, q4, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vqadd.u16 q4, q6, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vqadd.u32 q0, q1, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vabd.s8 q0, q0, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vabd.s16 q1, q5, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vabd.s32 q2, q3, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vabd.u8 q1, q6, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vabd.u16 q0, q6, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vabd.u32 q0, q7, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vrhadd.s8 q0, q1, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vrhadd.s16 q0, q1, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vrhadd.s32 q0, q4, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vrhadd.u8 q1, q0, q6"
|
||
|
|
-
|
||
|
|
asm_text: "vrhadd.u16 q2, q2, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vrhadd.u32 q2, q3, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vhsub.s8 q0, q0, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vhsub.s16 q1, q3, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vhsub.s32 q0, q2, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vhsub.u8 q0, q4, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vhsub.u16 q0, q7, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vhsub.u32 q2, q6, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vhadd.s8 q0, q7, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vhadd.s16 q4, q0, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vhadd.s32 q0, q3, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vhadd.u8 q3, q0, q3"
|
||
|
|
-
|
||
|
|
asm_text: "vhadd.u16 q0, q1, q3"
|
||
|
|
-
|
||
|
|
asm_text: "vhadd.u32 q0, q1, q3"
|
||
|
|
-
|
||
|
|
asm_text: "vdup.8 q6, r8"
|
||
|
|
-
|
||
|
|
asm_text: "vdup.16 q7, lr"
|
||
|
|
-
|
||
|
|
asm_text: "vdup.32 q1, r9"
|
||
|
|
-
|
||
|
|
asm_text: "vdup.16 q0, r1"
|
||
|
|
-
|
||
|
|
asm_text: "vdup.16 q0, r1"
|
||
|
|
-
|
||
|
|
asm_text: "vcls.s8 q2, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vcls.s16 q0, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vcls.s32 q0, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vclz.i8 q0, q7"
|
||
|
|
-
|
||
|
|
asm_text: "vclz.i16 q4, q7"
|
||
|
|
-
|
||
|
|
asm_text: "vclz.i32 q7, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vneg.s8 q1, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vneg.s16 q0, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vneg.s32 q7, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vabs.s8 q1, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vabs.s16 q0, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vabs.s32 q0, q7"
|
||
|
|
-
|
||
|
|
asm_text: "vqneg.s8 q0, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vqneg.s16 q6, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vqneg.s32 q7, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vqabs.s8 q2, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vqabs.s16 q0, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vqabs.s32 q0, q5"
|
||
|
|
-
|
||
|
|
asm_text: "vpste"
|
||
|
|
-
|
||
|
|
asm_text: "vnegt.s8 q0, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vnege.s8 q0, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vpst"
|
||
|
|
-
|
||
|
|
asm_text: "vqaddt.s16 q0, q1, q2"
|
||
|
|
-
|
||
|
|
asm_text: "vpste"
|
||
|
|
-
|
||
|
|
asm_text: "vqnegt.s8 q0, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vqnege.s16 q0, q1"
|
||
|
|
-
|
||
|
|
asm_text: "vmina.s8 q1, q7"
|
||
|
|
-
|
||
|
|
asm_text: "vmina.s16 q1, q4"
|
||
|
|
-
|
||
|
|
asm_text: "vmina.s32 q0, q7"
|
||
|
|
-
|
||
|
|
asm_text: "vmaxa.s8 q0, q7"
|
||
|
|
-
|
||
|
|
asm_text: "vmaxa.s16 q1, q0"
|
||
|
|
-
|
||
|
|
asm_text: "vmaxa.s32 q1, q0"
|