mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
161 lines
4.1 KiB
YAML
161 lines
4.1 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0x00, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z0.b, z8.b }, pn8/z, [x0, x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x15, 0x15, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z21.b, z29.b }, pn13/z, [x10, x21]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x0d, 0x08, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z23.b, z31.b }, pn11/z, [x13, x8]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf7, 0x1f, 0x1f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z23.b, z31.b }, pn15/z, [sp, xzr]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0x40, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z0.b, z8.b }, pn8/z, [x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x15, 0x45, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z21.b, z29.b }, pn13/z, [x10, #10, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x0d, 0x48, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z23.b, z31.b }, pn11/z, [x13, #-16, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf7, 0x1f, 0x4f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z23.b, z31.b }, pn15/z, [sp, #-2, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x80, 0x00, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z0.b, z4.b, z8.b, z12.b }, pn8/z, [x0, x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x51, 0x95, 0x15, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z17.b, z21.b, z25.b, z29.b }, pn13/z, [x10, x21]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb3, 0x8d, 0x08, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z19.b, z23.b, z27.b, z31.b }, pn11/z, [x13, x8]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf3, 0x9f, 0x1f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z19.b, z23.b, z27.b, z31.b }, pn15/z, [sp, xzr]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x80, 0x40, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z0.b, z4.b, z8.b, z12.b }, pn8/z, [x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x51, 0x95, 0x45, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z17.b, z21.b, z25.b, z29.b }, pn13/z, [x10, #20, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb3, 0x8d, 0x48, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z19.b, z23.b, z27.b, z31.b }, pn11/z, [x13, #-32, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf3, 0x9f, 0x4f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld1b { z19.b, z23.b, z27.b, z31.b }, pn15/z, [sp, #-4, mul vl]"
|