mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
161 lines
4.1 KiB
YAML
161 lines
4.1 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x20, 0x20, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z0.h, z8.h }, pn8, [x0, x0, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x35, 0x35, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z21.h, z29.h }, pn13, [x10, x21, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x2d, 0x28, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z23.h, z31.h }, pn11, [x13, x8, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf7, 0x3f, 0x3f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z23.h, z31.h }, pn15, [sp, xzr, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x20, 0x60, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z0.h, z8.h }, pn8, [x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x35, 0x65, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z21.h, z29.h }, pn13, [x10, #10, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x2d, 0x68, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z23.h, z31.h }, pn11, [x13, #-16, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf7, 0x3f, 0x6f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z23.h, z31.h }, pn15, [sp, #-2, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xa0, 0x20, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z0.h, z4.h, z8.h, z12.h }, pn8, [x0, x0, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x51, 0xb5, 0x35, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z17.h, z21.h, z25.h, z29.h }, pn13, [x10, x21, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb3, 0xad, 0x28, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z19.h, z23.h, z27.h, z31.h }, pn11, [x13, x8, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf3, 0xbf, 0x3f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z19.h, z23.h, z27.h, z31.h }, pn15, [sp, xzr, lsl #1]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xa0, 0x60, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z0.h, z4.h, z8.h, z12.h }, pn8, [x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x51, 0xb5, 0x65, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z17.h, z21.h, z25.h, z29.h }, pn13, [x10, #20, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb3, 0xad, 0x68, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z19.h, z23.h, z27.h, z31.h }, pn11, [x13, #-32, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xf3, 0xbf, 0x6f, 0xa1 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "st1h { z19.h, z23.h, z27.h, z31.h }, pn15, [sp, #-4, mul vl]"
|