mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
441 lines
10 KiB
YAML
441 lines
10 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0x40, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.h, p0/m, z0.h, z0.h, #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0x80, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.s, p0/m, z0.s, z0.s, #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0xc0, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.d, p0/m, z0.d, z0.d, #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0x42, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.h, p0/m, z1.h, z2.h, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0x82, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.s, p0/m, z1.s, z2.s, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0xc2, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.d, p0/m, z1.d, z2.d, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xdd, 0x5f, 0x5f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z29.h, p7/m, z30.h, z31.h, #180"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xdd, 0x5f, 0x9f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z29.s, p7/m, z30.s, z31.s, #180"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xdd, 0x5f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z29.d, p7/m, z30.d, z31.d, #180"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x7f, 0x5f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.h, p7/m, z31.h, z31.h, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x7f, 0x9f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.s, p7/m, z31.s, z31.s, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x7f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.d, p7/m, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x10, 0xa0, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.h, z0.h, z0.h[0], #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x1d, 0xe8, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z23.s, z13.s, z8.s[0], #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x1f, 0xbf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.h, z31.h, z7.h[3], #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x15, 0xf5, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z21.s, z10.s, z5.s[1], #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0x3c, 0xd0, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4.d, p7/z, z6.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0x7f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z4.d, p7/m, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0xbc, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4, z6"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0x7f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z4.d, p7/m, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x95, 0xbf, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z21, z28"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x15, 0xf5, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z21.s, z10.s, z5.s[1], #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0x40, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.h, p0/m, z0.h, z0.h, #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0x80, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.s, p0/m, z0.s, z0.s, #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x00, 0xc0, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.d, p0/m, z0.d, z0.d, #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0x42, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.h, p0/m, z1.h, z2.h, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0x82, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.s, p0/m, z1.s, z2.s, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0xc2, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.d, p0/m, z1.d, z2.d, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xdd, 0x5f, 0x5f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z29.h, p7/m, z30.h, z31.h, #180"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xdd, 0x5f, 0x9f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z29.s, p7/m, z30.s, z31.s, #180"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xdd, 0x5f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z29.d, p7/m, z30.d, z31.d, #180"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x7f, 0x5f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.h, p7/m, z31.h, z31.h, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x7f, 0x9f, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.s, p7/m, z31.s, z31.s, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x7f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.d, p7/m, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x10, 0xa0, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z0.h, z0.h, z0.h[0], #0"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x1d, 0xe8, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z23.s, z13.s, z8.s[0], #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0x1f, 0xbf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z31.h, z31.h, z7.h[3], #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x15, 0xf5, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z21.s, z10.s, z5.s[1], #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0x3c, 0xd0, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4.d, p7/z, z6.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0x7f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z4.d, p7/m, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0xbc, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4, z6"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0x7f, 0xdf, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z4.d, p7/m, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x95, 0xbf, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z21, z28"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x15, 0xf5, 0x64 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "fcmla z21.s, z10.s, z5.s[1], #90"
|