mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
161 lines
3.6 KiB
YAML
161 lines
3.6 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xa0, 0x93, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z0.s, p0/m, z0.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xa0, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z0.d, p0/m, z0.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xbf, 0x93, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z31.s, p7/m, z31.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xbf, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z31.d, p7/m, z31.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0x3c, 0xd0, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4.d, p7/z, z6.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0xbf, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z4.d, p7/m, z31.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0xbc, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4, z6"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0xbf, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z4.d, p7/m, z31.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xa0, 0x93, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z0.s, p0/m, z0.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xa0, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z0.d, p0/m, z0.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xbf, 0x93, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z31.s, p7/m, z31.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xbf, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z31.d, p7/m, z31.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0x3c, 0xd0, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4.d, p7/z, z6.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0xbf, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z4.d, p7/m, z31.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0xbc, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4, z6"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0xbf, 0xd3, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "uxth z4.d, p7/m, z31.d"
|