mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
201 lines
4.7 KiB
YAML
201 lines
4.7 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0x01, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.b, z0.b, z0.b, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0x41, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.h, z0.h, z0.h, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0x81, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.s, z0.s, z0.s, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0xc1, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.d, z0.d, z0.d, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0x01, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.b, z31.b, z31.b, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0x41, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.h, z31.h, z31.h, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0x81, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.s, z31.s, z31.s, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0xc1, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.d, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0xbc, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4, z6"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0xdf, 0xc1, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z4.d, z4.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0x01, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.b, z0.b, z0.b, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0x41, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.h, z0.h, z0.h, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0x81, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.s, z0.s, z0.s, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xd8, 0xc1, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z0.d, z0.d, z0.d, #90"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0x01, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.b, z31.b, z31.b, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0x41, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.h, z31.h, z31.h, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0x81, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.s, z31.s, z31.s, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xdf, 0xc1, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z31.d, z31.d, z31.d, #270"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc4, 0xbc, 0x20, 0x04 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "movprfx z4, z6"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe4, 0xdf, 0xc1, 0x45 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "sqcadd z4.d, z4.d, z31.d, #270"
|