mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 01:02:08 +00:00
321 lines
7.5 KiB
YAML
321 lines
7.5 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0x40, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.h, { z0.h }, z0.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0x55, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.h, { z10.h }, z21.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0x48, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.h, { z13.h }, z8.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0x5f, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.h, { z31.h }, z31.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0x80, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.s, { z0.s }, z0.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0x95, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.s, { z10.s }, z21.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0x88, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.s, { z13.s }, z8.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0x9f, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.s, { z31.s }, z31.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0xc0, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.d, { z0.d }, z0.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0xd5, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.d, { z10.d }, z21.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0xc8, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.d, { z13.d }, z8.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0xdf, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.d, { z31.d }, z31.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0x00, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.b, { z0.b }, z0.b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0x15, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.b, { z10.b }, z21.b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0x08, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.b, { z13.b }, z8.b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0x1f, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.b, { z31.b }, z31.b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0x40, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.h, { z0.h }, z0.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0x55, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.h, { z10.h }, z21.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0x48, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.h, { z13.h }, z8.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0x5f, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.h, { z31.h }, z31.h"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0x80, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.s, { z0.s }, z0.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0x95, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.s, { z10.s }, z21.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0x88, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.s, { z13.s }, z8.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0x9f, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.s, { z31.s }, z31.s"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0xc0, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.d, { z0.d }, z0.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0xd5, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.d, { z10.d }, z21.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0xc8, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.d, { z13.d }, z8.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0xdf, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.d, { z31.d }, z31.d"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xf8, 0x00, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z0.b, { z0.b }, z0.b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf9, 0x15, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z21.b, { z10.b }, z21.b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xf9, 0x08, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z23.b, { z13.b }, z8.b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xfb, 0x1f, 0x44 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tblq z31.b, { z31.b }, z31.b"
|