mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-04 08:12:05 +00:00
201 lines
4.9 KiB
YAML
201 lines
4.9 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x00, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.8b, { v1.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.8b, { v1.16b, v2.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x40, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.8b, { v1.16b, v2.16b, v3.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x60, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.8b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe0, 0x63, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.8b, { v31.16b, v0.16b, v1.16b, v2.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x00, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.16b, { v1.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x20, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.16b, { v1.16b, v2.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x40, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.16b, { v1.16b, v2.16b, v3.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x60, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc0, 0x63, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbl v0.16b, { v30.16b, v31.16b, v0.16b, v1.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x10, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.8b, { v1.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x30, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.8b, { v1.16b, v2.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x50, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x70, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.8b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xe0, 0x73, 0x02, 0x0e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.8b, { v31.16b, v0.16b, v1.16b, v2.16b }, v2.8b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x10, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.16b, { v1.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x30, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.16b, { v1.16b, v2.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x50, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.16b, { v1.16b, v2.16b, v3.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x20, 0x70, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.16b, { v1.16b, v2.16b, v3.16b, v4.16b }, v2.16b"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xc0, 0x73, 0x02, 0x4e ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "arm64", "neon" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "tbx v0.16b, { v30.16b, v31.16b, v0.16b, v1.16b }, v2.16b"
|