mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-10 01:25:08 +00:00
109 lines
4.5 KiB
YAML
109 lines
4.5 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x60, 0xf9, 0x1f, 0x07, 0x60, 0xf9, 0x4f, 0x07, 0x60, 0xf9, 0x8f, 0x07, 0x60, 0xf9, 0xcf, 0x07, 0x60, 0xf9, 0x1f, 0x0a, 0x60, 0xf9, 0x6f, 0x0a, 0x60, 0xf9, 0x8f, 0x0a, 0x60, 0xf9, 0xcf, 0x0a, 0x60, 0xf9, 0x1f, 0x08, 0x60, 0xf9, 0x6f, 0x08, 0x60, 0xf9, 0x8f, 0x08, 0x60, 0xf9, 0x1f, 0x03, 0x60, 0xf9, 0x6f, 0x03, 0x60, 0xf9, 0xbf, 0x03, 0x60, 0xf9, 0x1f, 0x04, 0x60, 0xf9, 0x4f, 0x04, 0x60, 0xf9, 0x8f, 0x04, 0x60, 0xf9, 0x1d, 0x05, 0x60, 0xf9, 0x1d, 0x15, 0x60, 0xf9, 0x4d, 0x05, 0x60, 0xf9, 0x4d, 0x15, 0x60, 0xf9, 0x8d, 0x05, 0x60, 0xf9, 0x8d, 0x15, 0x60, 0xf9, 0x1f, 0x00, 0x60, 0xf9, 0x6f, 0x00, 0x60, 0xf9, 0xbf, 0x00, 0x60, 0xf9, 0x3d, 0x01, 0x60, 0xf9, 0x3d, 0x11, 0x60, 0xf9, 0x4d, 0x01, 0x60, 0xf9, 0x4d, 0x11, 0x60, 0xf9, 0x8d, 0x01, 0x60, 0xf9, 0x8d, 0x11, 0xe0, 0xf9, 0x6f, 0x00, 0xe0, 0xf9, 0x9f, 0x04, 0xe0, 0xf9, 0xbf, 0x08, 0xe0, 0xf9, 0x3f, 0x01, 0xe0, 0xf9, 0x5f, 0x05, 0xe0, 0xf9, 0x8f, 0x09, 0xe0, 0xf9, 0x6f, 0x15, 0xe0, 0xf9, 0x5f, 0x19, 0xe0, 0xf9, 0x2f, 0x02, 0xe0, 0xf9, 0x4f, 0x06, 0xe0, 0xf9, 0x8f, 0x0a, 0xe0, 0xf9, 0x6f, 0x06, 0xe0, 0xf9, 0xcf, 0x1a, 0xe0, 0xf9, 0x3f, 0x03, 0xe0, 0xf9, 0x4f, 0x07, 0xe0, 0xf9, 0xaf, 0x0b, 0xe0, 0xf9, 0x7f, 0x07, 0xe0, 0xf9, 0x4f, 0x1b ]
|
|
arch: "CS_ARCH_ARM"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "CS_MODE_THUMB" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "vld1.8 {d16}, [r0:64]"
|
|
-
|
|
asm_text: "vld1.16 {d16}, [r0]"
|
|
-
|
|
asm_text: "vld1.32 {d16}, [r0]"
|
|
-
|
|
asm_text: "vld1.64 {d16}, [r0]"
|
|
-
|
|
asm_text: "vld1.8 {d16, d17}, [r0:64]"
|
|
-
|
|
asm_text: "vld1.16 {d16, d17}, [r0:128]"
|
|
-
|
|
asm_text: "vld1.32 {d16, d17}, [r0]"
|
|
-
|
|
asm_text: "vld1.64 {d16, d17}, [r0]"
|
|
-
|
|
asm_text: "vld2.8 {d16, d17}, [r0:64]"
|
|
-
|
|
asm_text: "vld2.16 {d16, d17}, [r0:128]"
|
|
-
|
|
asm_text: "vld2.32 {d16, d17}, [r0]"
|
|
-
|
|
asm_text: "vld2.8 {d16, d17, d18, d19}, [r0:64]"
|
|
-
|
|
asm_text: "vld2.16 {d16, d17, d18, d19}, [r0:128]"
|
|
-
|
|
asm_text: "vld2.32 {d16, d17, d18, d19}, [r0:256]"
|
|
-
|
|
asm_text: "vld3.8 {d16, d17, d18}, [r0:64]"
|
|
-
|
|
asm_text: "vld3.16 {d16, d17, d18}, [r0]"
|
|
-
|
|
asm_text: "vld3.32 {d16, d17, d18}, [r0]"
|
|
-
|
|
asm_text: "vld3.8 {d16, d18, d20}, [r0:64]!"
|
|
-
|
|
asm_text: "vld3.8 {d17, d19, d21}, [r0:64]!"
|
|
-
|
|
asm_text: "vld3.16 {d16, d18, d20}, [r0]!"
|
|
-
|
|
asm_text: "vld3.16 {d17, d19, d21}, [r0]!"
|
|
-
|
|
asm_text: "vld3.32 {d16, d18, d20}, [r0]!"
|
|
-
|
|
asm_text: "vld3.32 {d17, d19, d21}, [r0]!"
|
|
-
|
|
asm_text: "vld4.8 {d16, d17, d18, d19}, [r0:64]"
|
|
-
|
|
asm_text: "vld4.16 {d16, d17, d18, d19}, [r0:128]"
|
|
-
|
|
asm_text: "vld4.32 {d16, d17, d18, d19}, [r0:256]"
|
|
-
|
|
asm_text: "vld4.8 {d16, d18, d20, d22}, [r0:256]!"
|
|
-
|
|
asm_text: "vld4.8 {d17, d19, d21, d23}, [r0:256]!"
|
|
-
|
|
asm_text: "vld4.16 {d16, d18, d20, d22}, [r0]!"
|
|
-
|
|
asm_text: "vld4.16 {d17, d19, d21, d23}, [r0]!"
|
|
-
|
|
asm_text: "vld4.32 {d16, d18, d20, d22}, [r0]!"
|
|
-
|
|
asm_text: "vld4.32 {d17, d19, d21, d23}, [r0]!"
|
|
-
|
|
asm_text: "vld1.8 {d16[3]}, [r0]"
|
|
-
|
|
asm_text: "vld1.16 {d16[2]}, [r0:16]"
|
|
-
|
|
asm_text: "vld1.32 {d16[1]}, [r0:32]"
|
|
-
|
|
asm_text: "vld2.8 {d16[1], d17[1]}, [r0:16]"
|
|
-
|
|
asm_text: "vld2.16 {d16[1], d17[1]}, [r0:32]"
|
|
-
|
|
asm_text: "vld2.32 {d16[1], d17[1]}, [r0]"
|
|
-
|
|
asm_text: "vld2.16 {d17[1], d19[1]}, [r0]"
|
|
-
|
|
asm_text: "vld2.32 {d17[0], d19[0]}, [r0:64]"
|
|
-
|
|
asm_text: "vld3.8 {d16[1], d17[1], d18[1]}, [r0]"
|
|
-
|
|
asm_text: "vld3.16 {d16[1], d17[1], d18[1]}, [r0]"
|
|
-
|
|
asm_text: "vld3.32 {d16[1], d17[1], d18[1]}, [r0]"
|
|
-
|
|
asm_text: "vld3.16 {d16[1], d18[1], d20[1]}, [r0]"
|
|
-
|
|
asm_text: "vld3.32 {d17[1], d19[1], d21[1]}, [r0]"
|
|
-
|
|
asm_text: "vld4.8 {d16[1], d17[1], d18[1], d19[1]}, [r0:32]"
|
|
-
|
|
asm_text: "vld4.16 {d16[1], d17[1], d18[1], d19[1]}, [r0]"
|
|
-
|
|
asm_text: "vld4.32 {d16[1], d17[1], d18[1], d19[1]}, [r0:128]"
|
|
-
|
|
asm_text: "vld4.16 {d16[1], d18[1], d20[1], d22[1]}, [r0:64]"
|
|
-
|
|
asm_text: "vld4.32 {d17[0], d19[0], d21[0], d23[0]}, [r0]"
|