mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 18:31:03 +00:00
68 lines
3.4 KiB
C#
68 lines
3.4 KiB
C#
# CS_ARCH_AARCH64, 0, None
|
|
|
|
0xc0,0xd2,0x3b,0xd5 == mrs x0, AMCG1IDR_EL0
|
|
0x00,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF00_EL2, x0
|
|
0x20,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF01_EL2, x0
|
|
0x40,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF02_EL2, x0
|
|
0x60,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF03_EL2, x0
|
|
0x80,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF04_EL2, x0
|
|
0xa0,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF05_EL2, x0
|
|
0xc0,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF06_EL2, x0
|
|
0xe0,0xd8,0x1c,0xd5 == msr AMEVCNTVOFF07_EL2, x0
|
|
0x00,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF08_EL2, x0
|
|
0x20,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF09_EL2, x0
|
|
0x40,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF010_EL2, x0
|
|
0x60,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF011_EL2, x0
|
|
0x80,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF012_EL2, x0
|
|
0xa0,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF013_EL2, x0
|
|
0xc0,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF014_EL2, x0
|
|
0xe0,0xd9,0x1c,0xd5 == msr AMEVCNTVOFF015_EL2, x0
|
|
0x00,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF00_EL2
|
|
0x20,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF01_EL2
|
|
0x40,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF02_EL2
|
|
0x60,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF03_EL2
|
|
0x80,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF04_EL2
|
|
0xa0,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF05_EL2
|
|
0xc0,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF06_EL2
|
|
0xe0,0xd8,0x3c,0xd5 == mrs x0, AMEVCNTVOFF07_EL2
|
|
0x00,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF08_EL2
|
|
0x20,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF09_EL2
|
|
0x40,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF010_EL2
|
|
0x60,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF011_EL2
|
|
0x80,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF012_EL2
|
|
0xa0,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF013_EL2
|
|
0xc0,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF014_EL2
|
|
0xe0,0xd9,0x3c,0xd5 == mrs x0, AMEVCNTVOFF015_EL2
|
|
0x00,0xda,0x1c,0xd5 == msr AMEVCNTVOFF10_EL2, x0
|
|
0x20,0xda,0x1c,0xd5 == msr AMEVCNTVOFF11_EL2, x0
|
|
0x40,0xda,0x1c,0xd5 == msr AMEVCNTVOFF12_EL2, x0
|
|
0x60,0xda,0x1c,0xd5 == msr AMEVCNTVOFF13_EL2, x0
|
|
0x80,0xda,0x1c,0xd5 == msr AMEVCNTVOFF14_EL2, x0
|
|
0xa0,0xda,0x1c,0xd5 == msr AMEVCNTVOFF15_EL2, x0
|
|
0xc0,0xda,0x1c,0xd5 == msr AMEVCNTVOFF16_EL2, x0
|
|
0xe0,0xda,0x1c,0xd5 == msr AMEVCNTVOFF17_EL2, x0
|
|
0x00,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF18_EL2, x0
|
|
0x20,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF19_EL2, x0
|
|
0x40,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF110_EL2, x0
|
|
0x60,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF111_EL2, x0
|
|
0x80,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF112_EL2, x0
|
|
0xa0,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF113_EL2, x0
|
|
0xc0,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF114_EL2, x0
|
|
0xe0,0xdb,0x1c,0xd5 == msr AMEVCNTVOFF115_EL2, x0
|
|
0x00,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF10_EL2
|
|
0x20,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF11_EL2
|
|
0x40,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF12_EL2
|
|
0x60,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF13_EL2
|
|
0x80,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF14_EL2
|
|
0xa0,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF15_EL2
|
|
0xc0,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF16_EL2
|
|
0xe0,0xda,0x3c,0xd5 == mrs x0, AMEVCNTVOFF17_EL2
|
|
0x00,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF18_EL2
|
|
0x20,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF19_EL2
|
|
0x40,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF110_EL2
|
|
0x60,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF111_EL2
|
|
0x80,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF112_EL2
|
|
0xa0,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF113_EL2
|
|
0xc0,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF114_EL2
|
|
0xe0,0xdb,0x3c,0xd5 == mrs x0, AMEVCNTVOFF115_EL2
|