mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-11 10:05:07 +00:00
141 lines
3.5 KiB
YAML
141 lines
3.5 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x80, 0xa0, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z0.q - z3.q }, p0/z, [x0, x0, lsl #4]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x95, 0xb5, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z21.q - z24.q }, p5/z, [x10, x21, lsl #4]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x8d, 0xa8, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z23.q - z26.q }, p3/z, [x13, x8, lsl #4]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xe0, 0x90, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z0.q - z3.q }, p0/z, [x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf5, 0x95, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z21.q - z24.q }, p5/z, [x10, #20, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xed, 0x98, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z23.q - z26.q }, p3/z, [x13, #-32, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xff, 0x9f, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sme2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z31.q, z0.q, z1.q, z2.q }, p7/z, [sp, #-4, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0x80, 0xa0, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z0.q - z3.q }, p0/z, [x0, x0, lsl #4]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0x95, 0xb5, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z21.q - z24.q }, p5/z, [x10, x21, lsl #4]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0x8d, 0xa8, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z23.q - z26.q }, p3/z, [x13, x8, lsl #4]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x00, 0xe0, 0x90, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z0.q - z3.q }, p0/z, [x0]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0x55, 0xf5, 0x95, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z21.q - z24.q }, p5/z, [x10, #20, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xb7, 0xed, 0x98, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z23.q - z26.q }, p3/z, [x13, #-32, mul vl]"
|
|
|
|
-
|
|
input:
|
|
bytes: [ 0xff, 0xff, 0x9f, 0xa5 ]
|
|
arch: "CS_ARCH_AARCH64"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "aarch64", "sve2p1" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "ld4q { z31.q, z0.q, z1.q, z2.q }, p7/z, [sp, #-4, mul vl]"
|