mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-06 18:31:03 +00:00
33 lines
1.1 KiB
YAML
33 lines
1.1 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0xfb, 0xff, 0x20, 0x04, 0xfb, 0xff, 0x60, 0x04, 0xfb, 0xff, 0x20, 0x05, 0xfb, 0xff, 0x60, 0x05, 0x40, 0xef, 0xb1, 0x0f, 0x40, 0xef, 0xf2, 0x0f, 0xfb, 0xff, 0xa0, 0x04, 0xfb, 0xff, 0xe0, 0x04, 0xfb, 0xff, 0xa0, 0x05, 0xfb, 0xff, 0xe0, 0x05, 0x60, 0xef, 0xb1, 0x0f, 0x60, 0xef, 0xf2, 0x0f ]
|
|
arch: "CS_ARCH_ARM"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "CS_MODE_THUMB" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "vrecpe.u32 d16, d16"
|
|
-
|
|
asm_text: "vrecpe.u32 q8, q8"
|
|
-
|
|
asm_text: "vrecpe.f32 d16, d16"
|
|
-
|
|
asm_text: "vrecpe.f32 q8, q8"
|
|
-
|
|
asm_text: "vrecps.f32 d16, d16, d17"
|
|
-
|
|
asm_text: "vrecps.f32 q8, q8, q9"
|
|
-
|
|
asm_text: "vrsqrte.u32 d16, d16"
|
|
-
|
|
asm_text: "vrsqrte.u32 q8, q8"
|
|
-
|
|
asm_text: "vrsqrte.f32 d16, d16"
|
|
-
|
|
asm_text: "vrsqrte.f32 q8, q8"
|
|
-
|
|
asm_text: "vrsqrts.f32 d16, d16, d17"
|
|
-
|
|
asm_text: "vrsqrts.f32 q8, q8, q9"
|