mirror of
https://github.com/hedge-dev/XenonRecomp.git
synced 2025-06-10 17:45:08 +00:00
71 lines
1.9 KiB
YAML
71 lines
1.9 KiB
YAML
test_cases:
|
|
-
|
|
input:
|
|
bytes: [ 0xc9, 0x1c, 0x03, 0x31, 0x08, 0x30, 0x00, 0x18, 0x40, 0x44, 0x41, 0x44, 0x85, 0x44, 0x6c, 0x44, 0x08, 0xb0, 0xfe, 0xad, 0x08, 0x44, 0x1a, 0x44, 0x00, 0x1a, 0x5b, 0x1f, 0x05, 0x3b, 0x08, 0x3a, 0x84, 0xb0, 0x08, 0x40, 0x08, 0x40, 0x48, 0x40, 0x48, 0x40, 0x88, 0x40, 0xc8, 0x40, 0x08, 0x41, 0x48, 0x41, 0x48, 0x41, 0x88, 0x41, 0xc8, 0x41, 0x08, 0x43, 0x08, 0x43, 0x88, 0x43 ]
|
|
arch: "CS_ARCH_ARM"
|
|
options: [ "CS_OPT_NO_BRANCH_OFFSET", "CS_MODE_THUMB" ]
|
|
expected:
|
|
insns:
|
|
-
|
|
asm_text: "adds r1, r1, #3"
|
|
-
|
|
asm_text: "adds r1, #3"
|
|
-
|
|
asm_text: "adds r0, #8"
|
|
-
|
|
asm_text: "adds r0, r0, r0"
|
|
-
|
|
asm_text: "add r0, r8"
|
|
-
|
|
asm_text: "add r1, r8"
|
|
-
|
|
asm_text: "add sp, r0"
|
|
-
|
|
asm_text: "add r4, sp, r4"
|
|
-
|
|
asm_text: "add sp, #0x20"
|
|
-
|
|
asm_text: "add r5, sp, #0x3f8"
|
|
-
|
|
asm_text: "add r0, r1"
|
|
-
|
|
asm_text: "add r2, r3"
|
|
-
|
|
asm_text: "subs r0, r0, r0"
|
|
-
|
|
asm_text: "subs r3, r3, #5"
|
|
-
|
|
asm_text: "subs r3, #5"
|
|
-
|
|
asm_text: "subs r2, #8"
|
|
-
|
|
asm_text: "sub sp, #0x10"
|
|
-
|
|
asm_text: "ands r0, r1"
|
|
-
|
|
asm_text: "ands r0, r1"
|
|
-
|
|
asm_text: "eors r0, r1"
|
|
-
|
|
asm_text: "eors r0, r1"
|
|
-
|
|
asm_text: "lsls r0, r1"
|
|
-
|
|
asm_text: "lsrs r0, r1"
|
|
-
|
|
asm_text: "asrs r0, r1"
|
|
-
|
|
asm_text: "adcs r0, r1"
|
|
-
|
|
asm_text: "adcs r0, r1"
|
|
-
|
|
asm_text: "sbcs r0, r1"
|
|
-
|
|
asm_text: "rors r0, r1"
|
|
-
|
|
asm_text: "orrs r0, r1"
|
|
-
|
|
asm_text: "orrs r0, r1"
|
|
-
|
|
asm_text: "bics r0, r1"
|